Abstract-Experience shows that on today's high performance systems the utilization of different acceleration cards in conjunction with a high utilization of all other parts of the system is difficult. Future architectures, like exascale clusters, are expected to aggravate this issue as the number of cores are expected to increase and memory hierarchies are expected to become deeper. One big aspect for distributed applications is to guarantee high utilization of all available resources, including local or remote acceleration cards on a cluster while fully using all the available CPU resources and the integration of the GPU work into the overall programming model. For the integration of CUDA code we extended HPX, a general purpose C++ run time system for parallel and distributed applications of any scale, and enabled asynchronous data transfers from and to the GPU device and the asynchronous invocation of CUDA kernels on this data. Both operations are well integrated into the general programming model of HPX which allows to seamlessly overlap any GPU operation with work on the main cores. Any user defined CUDA kernel can be launched on any (local or remote) GPU device available to the distributed application. We present asynchronous implementations for the data transfers and kernel launches for CUDA code as part of a HPX asynchronous execution graph. Using this approach we can combine all remotely and locally available acceleration cards on a cluster to utilize its full performance capabilities. Overhead measurements show, that the integration of the asynchronous operations (data transfer + launches of the kernels) as part of the HPX execution graph imposes no additional computational overhead and significantly eases orchestrating coordinated and concurrent work on the main cores and the used GPU devices.
INTRODUCTION
The biggest disruption in the path to exascale will occur at the intra-node level, due to severe memory and power constraints per core, many-fold increase in the degree of intra-node parallelism, and to the vast degrees of performance and functional heterogeneity across cores. The significant increase in complexity of new platforms due to energy constraints, increasing parallelism and major changes to processor and memory architecture, requires advanced programming techniques that are portable across multiple future generations of machines [1] . This trend has already manifested itself for some time in the domain of accelerator and co-processor boards.
It is well known that a large part of the available compute power of a machine (in terms of FLOPS) today is provided by various accelerators and co-processors. Especially general purpose GPUs however require special programming languages and techniques. Unfortunately, those devices are architecturally not too well integrated with the main cores. This requires special effort from the programmer in terms of managing a heterogeneous code-base, having to explicitly manage the data transfer to and from the devices and the execution of special kernels. In order for this scheme to be scaleable, special care is required to a) keep the main cores busy while kernels are being executed on a GPU, and b) hide the latencies and overheads of data transfers behind useful work. In short, the currently available solutions make it very hard to achieve scalability, programmability, and performance portability for applications running on heterogeneous resources.
In this paper we will focus on a technique and programming environment, which overcomes part of the above mentioned problems by transparently enabling asynchronous data transfer and kernel execution for CUDA, while still being able to concurrently execute tasks on the main cores in a seamless way. All GPU operations are represented as asynchronous tasks similar to any other parallel task run on a main core. This facilitates an easy way to express dependencies which is a critical precondition for managing parallel execution graphs in the HPX framework [2] .
The presented solution not only transparently facilitates the hiding of latencies of data transfers to and from accelerators and the asynchronous execution of compute kernels, it also provides a framework for load balancing work across the system over large amount of (possibly remote) accelerator cards. For the kernels themselves, the solution still relies on the proven CUDA technology of the existing and widely used programming environments for GPUs. We do however expose the events generated by CUDA as C++ future objects to the user (see Section 3.1) which enables to integrate the data transfer and the execution of the kernels with the overall parallel execution flow on the main cores. • HPXCL provides an API for transparently enabling asynchronous data transfer and kernel execution for CUDA,
• all API functions return a C++ future object, which can be used within the synchronization mechanics provided by HPX for the integration in its asynchronous execution graph,
• the CUDA specific elements, e.g. blockSize, threadSize, and the kernel code, are not hidden from the user which allows the easy integration of existing CUDA code into the HPX framework.
The remainder of this paper is structured as follows: In Section 2 the related work is presented. In Section 3 HPX's details, which are used for the integration, are briefly introduced. In Section 4 examples for accessing all remote and local CUDA devices and the complete work flow for data transfers and launching a kernel are shown. Section 5 shows the overhead measurements compared to a native CUDA implementation. Finally, Section 6 concludes this presented approach.
RELATED WORK
This section provides a brief overview of related approaches for the integration of CUDA processing. For unifying the data transfer between different compute nodes via the Message Passing Interface (MPI), Nvidia provides CUDA-aware MPI [3] . Here, Unified Virtual Addressing (UVA) is utilized to combine the host memory and device memory of a single node into one virtual address space. Thus, pointers to data on the device can be handled by MPI directly and can be integrated in the MPI message transfer pipeline. However, the synchronization of kernel launches and data transfer is not addressed here.
The Chapel programming language [4] provides parallel and distributed language features for parallel and distributed computing. Thus, there is a distinct separation of parallelism and locality in this programming model. In addition, the specific functionality of the acceleration card is hidden from the user trough parallel feature of the language.
HPX.Compute [5] is fully compatible to the C++ 17 standard N4578 [6] and implements the triple define execution model: targets, allocator for memory allocation purposes, and executors for specifying when, where, and how the work is executed. HPX.Compute supports CUDA devices.
HPX.Compute SYCL [7] provides a new back end for HPX.Compute utilizing SYCL, a Khronos standard for single-source programming of OpenCL devices.
Kokkos [8] provides abstractions for parallel code execution and data management for CUDA, OpenMP, and Pthreads via a C++ library. Similar to CUDA-aware MPI, it does support a specific memory space (CudaVMSpace) and allocation within this space are accessible from host and device. The computational bodies (kernels) are passed to Kokkos via function objects or lambda function to the parallel executor.
The Phalanx programming model [9] provides a unified programming model for heterogeneous machines on a single node. For multiple nodes of a distributed-memory cluster the GASNet [10] run time is utilized. This model provides its interface of generic and templated functions CUDA Language [13] via C++ template library. The implementation of the kernel function is identical for the CUDA and OpenMP backend by providing an abstraction level and the asynchronous launches of the kernels are synchronized using events. RAJA [11] introduces its fundamental concept for separating the loop body from the loop transversal by introducing the forall feature where a sequential code block is defined. By providing the execution policy and a indexset the separation is modeled. Its concept is used in physics code, where plenty of for loops are used to do multi physics simulations.
Thrust [12] is based on the Standard Template Library (STL) and CUDA::thrust is an extension for providing CUDA devices and provides a set of common parallel algorithms. CUDA::thrust tries to hide CUDA specific language features by providing a similar API to the C++ API.
The programming language X10 [13] , [14] provides an open-source tool chain, which translates the X10 code to C++. As the underlying programming model APGAS is used on the GPU and the CPU. Thus, the CUDA threads are defined as APGAS activities by specifying a first loop over the CUDA blocks and a second loop over the CUDA threads. Within the second for loop the sequential code for each CUDA thread is defined. The philosophy here was to use existing X10 constructs to hide the CUDA specific semantics. Table 1 summarizes all these different approaches. Two different type of approaches can be seen in the related work. First, the approaches of providing a programming language are different from the presented approach, since the C++ library for parallelism (HPX) is extended for the integration of CUDA. Second, the library-based approaches are more similar to HPXCL, but all these approaches try to hide the CUDA specific language features as much as possible from the user. HPXCL instead allows the user to define CUDA specific feature, e.g. provide kernel functions and specify block and thread sizes. Therefore, HPXCL focuses on the approach to integrate existing CUDA kernels in the asynchronous execution graph of HPX. For hiding CUDA specific language features the HPX.Compute framework is more suitable.
HPX'S BASICS
The HPX compute language (HPXCL) [15] is an extension for the Open Source C++ library for parallelism and con- currency (HPX) [2] . The asynchronous many tasks (AMT) programming paradigm provided by HPX is extended with the asynchronously data transfer from the host to device (and vice versa) and asynchronously kernel launches. The synchronization between the tasks on a CUDA devices and CPUs is realized by the concept of futurization. We briefly review the main components of HPX, which are utilized for the integration of asynchronous tasks and synchronization. For more details about HPX we refer to [2] , [16] , [17] . Figure 1 shows the three main components of HPX, which resolve the remote tasks.
-The Thread Manager [18] deals with the light-weight user level threads and provides a high level API. Within HPX pre-defined scheduling policies are defined: 1) static means that one queue is attached to one core, 2) thread local which is HPX's default scheduling policy and means one queue is attached to one core, but in addition to the static scheduling policy, task stealing from neighboring cores on the same node is enabled and 3) hierarchical means that there is a tree of queues and new tasks are attached to the root of the tree and move down when a core fetches new work. There is always the possibility to define application specific scheduling policies, but HPXCL uses the static one.
-Active Global Address Space (AGAS) Service [17] supports the distributed computing. Each object within AGAS is represented by its Global ID (GID) to hide explicit message passing. Thus, its address is not bound to a specific locality on the system and its remote or local access is unified. This feature allows us to provide the same API for a local or remote CUDA device in our environment.
-Parcel Service [18] , [19] For the communication between different nodes in the cluster environment, HPX is utilization remote procedure call (RPC) / Active Messaging. In the terminology of HPX an active message is a so-called Parcel which provides calls to remote nodes in a C++ fashion. For the communication between nodes either the tcp protocol or the Message passing Interface (MPI) is used.
Futurization
The API exposed by HPXCL is fully asynchronous and returns a hpx::future. The future is an important building block in the HPX infrastructure. By providing an uniform asynchronous return value, percolation as discussed in this paper is tightly integrated with any other application written in HPX and allows writing futurized code by employing the standard-conforming API functions such as hpx::future<T>::then and hpx::when_all<T> for composition, and hpx::dataflow to build implicit parallel execution flow graphs [20] . This allows for a unified continuation based programming style for both, regular host code and device code, and is an excellent tool to close the architectural gap between classic GPUs and CPUs. Figure 2 shows the basic structure and relation between the classes. The user facing API is represented by client side objects referencing the object in AGAS via its Global ID (GID). This approach offers two benefits: a) Both copying and passing the object to different localities are now transparent in regard to the object pointing to either a remote or local object. b) They are also transparent in regard to where the actual representation of the object resides, i.e. is the data on the locality where it is needed.
DESIGN OF THE IMPLEMENTATION
For example, if a buffer or kernel is created for a specific device, the client side object only references the actual memory. Once those objects are used, the operation is completely local to the accelerator and the associated kernel is executed where the data lives. The device code to be executed is compiled just-in-time, that is, each accelerator action is available in source code or compatible binary form and can be sent and executed on the respective device, after it has been compiled for a specific device.
This represents an implementation of percolation, which allows data and code to be freely moved around in the (possibly) distributed system using the parcel service. The data is moved between the node using either tcp or MPI. The functions exposed by this API are inherently asynchronous (i.e. return a future object representing its return value) and therefore allows to naturally overlap unavoidable latencies when compiling kernels, copying data, or executing device functions. Each of these functions is attached to an lightweight user level thread using the static scheduling policy.
-A device is the logical representation of an accelerator and defines the functionality to execute kernels, create memory buffers, and to perform synchronization. HPXCL exposes functionality to discover local and remote devices within a system. Each device is equipped with its own, platform dependent asynchronous work queue, while still allowing cross-device synchronization through HPX's future API.
-A buffer represents memory which is allocated on a specific device. The operations defined on a buffer are related to copying data from and to the host system and between different devices. While the content itself is not directly addressable through AGAS, the asynchronous copy functionality is which allows effective memory exchange between different entities of a possible distributed memory system. The copy functions return futures which can be -A program serves as the compiled form of code that is to be executed on a specific device. By executing kernels, buffers need to be supplied as arguments. Executing a kernel returns a future object as well. Those futures can also be used to express data flow dependencies from memory copy operations or other previous calls to kernels.
Access of local and remote devices
Listing 1 shows the one line of source code to discover local and remote devices within a system. The method get_all_devices takes two arguments (the major and minor compute capability) and returns a std::vector with all available devices hpx::cuda::device having at least a compute capability as specified. The method returns a future and therefore .get() has to be called to receive the content of this future. Note that all device objects have the same API independent of the device is a remote or a local device.
Workflow of HPXCL
Listing 2 shows the work flow for running a CUDA kernel for computing the sum of n elements and stores the result in one variable. In Line 2 all available devices within the cluster environment are collected. In Line 4-12 the data on the host is allocated. In Line 14 the first device in the list which can be either a remote or local device is selected to run the computation. In Line 17-22 three buffers are generated which means that internally a cudaMalloc is called. After the creation of each buffer the data is copied into this buffer which means internally a cudaMemcpyAsync is done and the future of this function calls are stored in a vector futures for later synchronization. In Line 25 the CUDA kernel is loaded from the file kernel.cu, the run time compilation of the kernel is started using NVRTC -CUDA Runtime Compilation, and the future is added to the vector of futures. In Line 27-31 the configuration of the kernel launch is defined. In Line 33-36 the arguments of the CUDA kernel are defined. In Line 38 the compilation of kernel and the copy from the data to the CUDA device have to be finished to execute the kernel properly. Therefore, a barrier with hpx::wait_all is introduced to assure that all these dependencies are finished. In Line 40 the kernel is executed and finally in Line 42 the result of the execution is copied to the host using cudaMemcpyAsync.
Note that we use native CUDA functionality to synchronize the asynchronous CUDA function calls, but we hide this from the user by returning a future object. This allows the users to combine these tasks with tasks on the CPU within the cluster environment in a unified fashion. In addition, the usage of remote or local devices has the same unified API and HPXCL internally copy the data to the node where the data is needed.
OVERHEAD MEASUREMENTS
The unified API and utilizing HPX as an additional layer introduces some overhead. To measure the which is introduced by additional layer of HPX, the same benchmark is done by using native CUDA. Therefore, the native CUDA functions call used in each method and there synchronization were analyzed and were re-implemented without using the additional layer of HPX. For all benchmarks the same kernel, block size, and thread size were used. Note that for these measurements, the focus is on the overhead introduced by HPXCL and not on the optimization of the kernels for obtaining the optimal performance. The authors are aware that several highly optimized benchmark suites are available. However, comparing against these suites would not measure the overhead introduced by HPXCL, since the memory bandwidth and the computational throughput are measure for a kernel [22] . Since we use the same kernel, the device performance would not change significantly and instead the overall end to end performance can be compared.
In the Appendix: the software, the hardware, the operating system and drivers, and compilers are listed in detail, to enhance the reader's ability to easily reproduce these benchmarks on their own cluster environment. In order to alleviate start-up times, we repeated the algorithm for 11 iterations and took the mean execution time out of the last ten iterations, the first iteration was considered to be the warm-up (meant to be ignored). For the corresponding details, we refer to the appendix. prog.run(args,"sum",grid,block).get(); 41 //Copy the result back 42 unsigned int * res = resbuffer.enqueue_read_sync<unsigned int>(0,sizeof(unsigned int)); the identical kernel was executed using the native CUDA implementation and the equivalent HPX implementation.
Single device

Stencil kernel (Intel Parallel Research Kernels)
This benchmark, where a 3-point stencil s(x i ) := 0.5x i−1 + x i +0.5x i+1 is computed for a vector X := {x i , . . . , X n |x i ∈ R} has been defined within the Intel Parallel Research Kernels (PRK) [23] developed by Intel labs. The block size was one and the thread size was 32 for all benchmarks. The aim of this benchmark is to test the computation and synchronization of the application. Figure 3 shows the execution time vs. length of the vector for the K40 (black lines) and for the K80 (blue lines). In both cases, the HPX implementation is ≈ 28% faster than the native CUDA implementation and the trend of the two lines is nearly linear. Thus, overlapping computation and data transfer utilizing futures has helped reduce the overall compute time.
Note, that in this benchmark the CUDA code was executed sequentially and the HPX code was using the asynchronous functionality within the CUDA SDK. In the next benchmark, the asynchronous functionality will be used in the native CUDA implementation as well.
Partition example
This benchmark focuses on the asynchronous data transfer and the efficient overlapping between communication and computation. The native CUDA implementation was adopted from [24] and asynchronous function calls are used in both implementations. In this benchmark, a ker- X := {x i , . . . , X n |x i ∈ R}. The length of the vector is given by n = 2 m * 1024 * blockSize * p, where m = {1, 2, . . . , 7, 8}, blockSize = 256, and p = 4 is the amount of partitions. The vector is divided in p partitions and each partition is asynchronously copied to the CUDA device, the kernel k is executed, and the result is asynchronously copied back to the host, see Algorithm 1. CUDA streams are used for the synchronization for the native CUDA implementation and the HPX implementation. Figure 4 shows the execution
Algorithm 1 Multiple Partitions Benchmark
Init X for i = 0 ; i < p ; ++i do cudaMemcpyAsync(X i ,cudaMemcpyHostToDevice) end for for i = 0 ; i < p ; ++i do Apply kernel k to partition X i end for for i = 0 ; i < p ; ++i do cudaMemcpyAsync(R i ,cudaMemcpyDeviceToHost) end for time vs. length of the vector for the K40 (black lines) and for the K80 (blue lines) using four partitions. In both cases, the HPX implementation is ≈ 4% faster than the native CUDA implementation and the trend of the two lines is nearly linear. It is clearly shown that the speed-up of HPX is reduced by a factor of ≈ 4 when the native CUDA implementation utilizes asynchronous function calls. This benchmarks shows that the overhead introduced by HPXCL is negligible, even when the CUDA kernel is compiled at run time, for large enough vector sizes. The measurements were performed on a single Tesla K40 and a single K80. The native CUDA implementation using asynchronous function calls and synchronization utilizing streams is compared against the HPX implementation using one CPU.
Mandelbrot example using concurrency with CPUS
The Mandelbrot set is a set of complex numbers for which c does not diverge from 0 for the function f c (z) = z 2 +c when integrated from zero. The pixels are then colored based on how rapidly the function value diverges from zero. In this example the Mandelbrot set for increasing images sizes is computed on a K80 GPU using HPXCL and saved to the file system as a PNG image. Figure 5 shows the computation time (blue line) when the image is synchronously written after the computation. The black line shows the computational time when the concurrency with the CPU of the HPXCL framework is used and the image is written asynchronously using hpx::async to the file system. Using the concurrency with the CPU decreases the computational time and this feature is beneficial for example to write results to the file system and asynchronously compute the next iteration.
Multiple devices
For the multiple device partition benchmark two Nvidia Tesla K80 cards containing two sub cards in one node (bahram) were utilized. Note, that each K80 has a dual-GPU design and therefore, 2 × 2 GPUs are available.
Partition example
The benchmark describes in Section 5. CUDA implementation a increase of computation time is seen when going from one physical card to two physical cards. Once the dual-GPU architecture is used, a increase in computational time is seen. For the HPXCL implementation the same behavior for the computational time (blue lines) is seen. The difference between the computational times is one order of magnitude. First, the exact behavior for the dual-GPU case was obtained. This could be improved by using new CUDA features, but since the focus is on the overhead and not the performance this is not relevant for this paper. Second, also for the Multiple GPUs case, the overhead introduced by HPXCL is small and the execution time is faster.
CONCLUSION AND FUTURE WORK
In this paper we present an abstraction over CUDA -HPXCL -which is tightly integrated into the HPX general purpose parallel run time system. This allows seamless integration into a fully heterogeneous application accessing local and remote devices in a unified fashion. Note that within this implementation the CUDA specific functionality, e.g. blockSize, threadSize, and kernel code, is not hidden from the application developer. Therefore, HPXCL is suitable to integrate existing CUDA kernel into the asynchronous execution of HPX. Our overhead evaluation showed that the performance cost of using such an abstraction is minimal and our implementation could outperform the native CUDA implementation. For the sake of fairness, the same features, e.g. CUDA streams, asynchronous memory functionality (cudaMemcpyAsync), and cudaStreamSynchronize for synchronization, were used in both implementations. However, HPX uses light-weighted threads and even with the usage of one CPU, more than one light-weighted thread is generated. Thus, HPX has the benefit of using more threads which results in the faster computational times. Also, the CUDA kernel is compiled at run time using NVRTC -CUDA Runtime Compilation for HPXCL and compiled at compile time for the native CUDA application. Within this set up a fair comparison of the execution times is hard to archive. Nevertheless, the presented abstraction can be considered to improve programmability and maintainability of heterogeneous, distributed workloads. The data transfers and the launch of the kernel can be easily integrated in the asynchronous workload on the CPU, like the writing of the image in the Mandelbrot benchmark while the next image size is computed.
This work showed the proof of concept for an unified API for the integration CUDA to HPX by introducing a negligible overhead. A next step would be to do some performance benchmarks against existing benchmark suits which would require more optimization in the naive CUDA kernels. Two possible future directions for HPXCL are PeridynamicHPX [25] and a simple computational fluid dynamics (CFD) 1 solver for in compressible Navier-Stokes equations [26] .
For most CFD problems, e.q. driven cavity, natural convection and the Kármán vortex street, the matrix-vector operation is the bottle neck for the overall computational time. Here, the benefits of GPUs for solving such problems is easily integrated in the existing HPX code with the HPXCL library. For PeridynamicHPX, a non-local fracture mechanics code, one large portion of the computational costs is the neighbor search. Here, this task could be done on GPUs, where fast algorithms for this task are available.
